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Abstract-This paper describes a novel high-speed flip-flop cir- 
cuit the High-speed Latching Operation fliP-FloP (HLO- 
We reveal the high-speed operation mechanism of the HLO-FF 
using newly proposed propagation delay time expres- 
sions. A design methodology for serie-gated master slave flip- 
flops and HLO-FF’s based on these expressions is also proposed. 
A SPICE simulation and the fabrication of two decision IC’s 
confirm the accuracy of our analytical method and the high-speed 
was explained qualitatively. In order to develop ultrahigh- 
speed circuits, we must clarify the relationship between device 
design methodology to extract maximum circuit performance. 
Analytical delay time expressions are suitable for this purpose 
because they give intuitive understanding of the relationship 
between device parameters and circuit performance. The ana- 
lytical delay expression of the GAS L s c m  inverter has been 
FF) for GaAs Low-power Source-Coupled FET Lo@ (LSCFL). parmeters and circuit performance, and develop a circuit 
operation of a HLO-FF decision circuit at 19 Gb/s. 
reported [5]. However, that for flip-flop circuits has not been 
I. INTRODUCTION 
HE transmission capacity of optical communication sys- T tems is rapidly increasing. A lO-Gb/s system has been 
demonstrated, and transmission experiments at 20 Gb/s have 
been reported [l], [2]. In transmission systems, the decision 
circuit is one of the key electronic components to regenerate 
or demultiplex the received signal. In particular, the flip- 
flop circuit is the most important fundamental circuit because 
it governs the speed performance of SSI and MSI such as 
decision circuits, multiplexers, and demultiplexers. In order 
to realize above lO-Gb/s decision IC’s, very high f~ and 
fmax are required. For example, it is predicted that f~ and 
fmax must be 200 GHz to realize a 40-Gb/s D-type Flip- 
Hop (D-FF) using GaAs MESFET’s [3]. Therefore, circuit 
design and circuit configuration technology to reduce these 
requirements for device parameters become more important 
as well as advanced device technology. 
We previously proposed the High-speed Latching Operation 
Flip-Flop (HLO-FF) for GaAs Low-power Source-Coupled 
FET Logic (LSCFL) in high-speed IC applications and ex- 
perimentally confirmed that the T-type HLO-FF operated 
approximately 30% faster than a conventional master-slave 
flip-flop (MS-FF) using 0.2-pm GaAs MESFET technology 
[4]. However, its application to decision circuits was not 
demonstrated, and the mechanism of the high-speed operation 
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reported. 
First, we describe the HLO-FF decision circuit character- 
istics. We then propose analytical delay time expressions for 
the GaAs LSCFL flip-flop circuit. Using the expressions, we 
reveal the high-speed operation mechanism and develop a 
circuit design methodology to optimize circuit performance. 
We simulate the maximum toggle frequency of the T-type 
flip-flop to confirm the accuracy of the proposed expressions. 
Furthermore, in order to verify the proposed design methodol- 
ogy and consider the application of the HLO-FF to high-speed 
decision circuits, a dynamic and a static decision IC’s are 
fabricated as 0.2-pm GaAs MESFET’s. We also describe the 
experimental results. 
11. HLO-FF CIRCUIT CONFIGURATION 
Figs. 1 and 2 show the MS-FF and HLO-FF circuit diagram 
for LSCFL GaAs FET Logic, respectively. The important 
difference between the MS-FF and the HLO-FF is the combi- 
nation of second-level FET’s in the series gate circuits. The 
series-gate connection in HLO-FF separates the current paths 
of the reading and latching circuits, so the switching currents of 
the reading and latching circuit can be designed individually. 
Fig. 3 shows the SPICE simulation results of the operating 
speed of the HLO-FF decision circuit versus gate-width ratio 
for reading and latching circuits. The simulation used the 
device parameters of a 0.2-pm GaAs MESFET. The maximum 
operating speed increases as the gate-width of the latching 
circuit decreases. On the other hand, the minimum operating 
speed increases at gate-width ratios under 0.4. The HLO-FF 
decision circuit operates as a static flip-flop circuit at gate- 
width ratios from 0.4 to 1.0 and as a dynamic flip-flop circuit 
at gate-width ratios under 0.4. The circuit operating region 
can be optimized from completely dynamic operation (0.0 
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Fig. 2. HLO-FF circuit diagram (D-FF). 
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Fig. 4. Dynamic flip-flop circuit diagram (D-FF). 
10% lower than that of the dynamic flip-flop as shown in Fig. 
3.  On the other hand, its operating region is approximately one 
and a half times that of the dynamic flip-flop. Therefore, the 
HLO-FF is more feasible for practical high-speed IC devices 
because it offers high yield against process variation due to 
its wide operating region. 
111. ANALYTICAL DELAY TME EXPRESSIONS 
A. Conventional MS-FF 
In order to introduce a set of analytical delay time expres- 
sions for a conventional GaAs LSCFL MS-FF, the following 
three points are assumed: 
1) the delay time of MS-FF is governed by the delay time 
2 )  the total delay time is expressed as the sum of those for 
3 )  the input of the latching circuit is biased by the average 
Fig. 5(a) shows the equivalent circuit from the first assump- 
tion. Furthermore, Fig. 5(b) shows the equivalent circuit based 
on all three assumptions. These show an MS-FF master latch, 
which consists of a switch part and a source follower part. C L  
is the total input capacitance loaded on the source follower. 
Therefore, C L  is the sum of the input capacitance of the 
reading circuit of slave latch and that of the latching circuit of 
master latch. RS is the output resistance of the current source 
of the source follower. Fig. 6(a) and (b) shows the transistor 
level equivalent circuits. In these figures, suffix C,  L ,  F refer 
of the first-level circuit, 
switch part and source follower part, and 
level of the flip-flop output logic level, V r e f .  
- 
Fig. 3. 
of the WO-FF decision circuit versus the gate-width ratio for reading and 
latching circuit. 
SPICE simulation and experimental results of the operating speed to reading circuit, latching circuit, and Source follower circuit, 
respectively. 
According to the calculation method proposed by Asher [71, 
the propagation delay times (50%-50% delay) for the switch 
part T D S W  and source follower part T D S F  are given by gate-width ratio) to completely static operation (1 .O gate-width 
ratio) by adjusting the gate-width of the latching circuit. Here, 
the dynamic flip-flop (0.0 gate-width ratio) has the circuit 
configuration that removes the latching circuit from the HLO- 
FF [6]. The circuit diagram is shown in Fig. 4. 
and 
The HLO-FF has the characteristics of high-speed and a 
wide operating region. For example, the maximum operating 
speed of the HLO-FF at the gate-width ratio of 0.4 is only 
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latch). (b) Flip-flop equivalent circuit (master latch). 
(a) Flip-flop equivalent circuit from the first assumption (master 
Here, A ( s )  and B(s)  are transfer functions for the switch part 
and source follower part, respectively. These transfer functions 
can be introduced by solving the circuit equations for Fig. 6(a) 
and (b), so that T D S W  and T D S F  are expressed as follows. 
(The introduction of these transfer functions is given in the 
Appendix.) 
+ {[Cgd(CJ + Cds(C) + Cgd(L) + Cds(L)]  
. R L  + Cgd(C) . gm(C)  . Rg(C) R L } /  
(1 + [gds(C) + gds(L)] * RL}.  (2) 
T D S F  = Cgd(F) .  [RL + Rg(F)]  + Cgs(F) 
(3) 
C L  + Cds(F)  
--}+ g m ( F )  gm(F)  + gds(F) + RS 1 '  
Here, we assume that gm, Cgs, and Cgd depend on bias 
voltages and that the other parameters are constant [5].  Gate 
capacitances are approximated by the following equation: 
SVgi2 cgio . ( 1  - f ) p m  dV 
v g i 2  - Vgil 
V g i l  cgi = c p i  + 
(4) (i = sord) .  
Here, suffix g ,  s, and d refer to gate, source, and drain, 
respectively. CgiO, 4, m, and Cpi express the zero-bias 
capacitance, the built-in potential, the grading coefficient, 
and the parasitic capacitance which is independent of the 
bias voltage and gate-width, respectively. Vgil and Vgi2 
are minimum bias voltage and maximum bias voltage fed to 
gate, respectively. The transconductances are approximated by 
average values and are given by 
gm(C)  = gmmax/2 
and 
gm(F)  = gmmax. 
The total delay time for the master latch circuit is expressed 
as follows using the second assumption: 
(6) tpd = T D S W  + TDSF.  
B. HLO-FF 
Fig. 7 plots the waveforms of the HLO-FF circuit as the 
solid lines and those of the MS-FF circuit as the dotted line. 
From (6), the tpd of the HLO-FF is smaller than that of the 
MS-FF because of the decreased gate-width of the latching 
circuit. It is shown as the gray line in Fig. 7. However, in the 
HLO-FF, the logic swing on the latching operation period is 
shortened by the decreased switching current of the latching 
circuit. Therefore, the cross point of the differential signal is 
shifted forward further compared to that calculated from (6). 
The shift is shown as At1 in Fig. 7. 
We approximated this cross point shift effect as a ramp 
signal response. The delay time of the HLO-FF, T P D  can be 
expressed by the following equation: 
(7) 
Here, we consider parameter At2, which is the delay time 
due to the metastable transition width of the latching circuit 
AV. Using parameters a, P, and y, which are defined by (9), 
T P D  is rewritten to yield (8) 
T P D  = tpd(HL0 - F F )  - At1 + At2. 
and 
W L  
W R  
Tdelay 
a = -  
p=----- tPd 
AV 
v o  
y=-. (9) 
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(b) 
Fig. 6. (a) Switch part of flip-flop equivalent circuit. (b) Source follower part of flip-flop equivalent circuit. 
Here, W R  and W L  are gate-widths for reading circuit and 
latching circuit, respectively, tpd  is the delay time from (6), 
and Vo is the logic swing of reading circuit. 
Tdelay is the time constant of the low-level transition of the 
latching circuit over the latching operation period. Therefore, 
we assumed that Tdelay is the propagation delay time from 
gate input of the second-level FET to drain output of the first- 
level FET whose gate is biased at constant voltage. Fig. 8 
shows the equivalent circuit of latching circuit over latching 
period. From the equivalent circuit, Tdelay is introduced 
based on the same procedure for tpd 
+ [Cgd(L) + Cgd(C) + Cgd(F) + Cds(G)] 
. RL. (10) 
C. Ver$cation of Proposed Delay Time Expressions 
In order to confirm the accuracy of these delay time ex- 
pressions, we simulated the toggle frequencies of the T-type 
flip-flop circuit with no load. The device parameters at IO-pm 
gate-width for the SPICE simulation and propagation delay 
time calculations are shown in Table I. In the calculation, CL 
and RS were approximated by (1 1) and (12), respectively 
C L  = Cgs(L) + [1+ A v ( L ) ] .  Cgd(L) + Cgs(C) 
+ [1+ Aw(C)] .  Cgd(C). (1 1) 
RS = l /gds(F) .  (12) 
Here, Aw is voltage gain. Furthermore, as the FET's have a 
symmetric structure, the parameters in (4) can be expressed 
Fig. 7. Operating waveforms of MS-FF (dotted line) and HLO-FF (solid 
line). R: Reading Operation Period, L Latching Operation Period, A t l :  Cross 
Point Forward Shift time, At2: Delay Time due to metastable transition width 
of Latching Circuit AV, tpd: Delay time of flip-flop circuit calculated from 
(6). TPD: Delay time of flip-flop circuit considering At1 and At2. 
by CgsQ = CgdQ = CgO, Cps = Cpd = Cp.  The 
toggle frequencies (f -toggle) were calculated by the following 
equation: 
f -toggle = 1/2TPD. (13) 
Fig. 9 shows the results from the SPICE simulation, (6) 
which considers propagation delay time, and (8) which con- 
siders the cross point forward shift effect. Toggle frequencies 
from proposed delay time expressions for MS-FF and HLO-FF 
agree with the SPICE simulation results within 10% error. This 
indicates that the high-speed operation of I-ILO-FF comes from 
not only the reduced parasitic capacitance due to transistor 
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Second level Transistor i First level Transistor / 
Fig. 8. Equivalent circuit of latching circuit for Tdelay calculation. 
TABLE I 
DEVICE PARAMETERS (Wg = 10 pm) 
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Fig. 10. Toggle frequencies of MS-FF from SPICE and (6). 
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Fig. 9. Toggle frequency of the HLO T-FF with no load. 
gate-width shortening in the latching circuit but also the cross 
point shift effect. 
D. Circuit Design Methodology for  MS-FF and HLO-FF 
The MS-FF circuit design should optimize the two major pa- 
rameters such as the product W R R L  and the ratio WR-RL. 
These parameters can be designed using the proposed analyt- 
ical expressions with the following procedures. First of all, 
logic swing product WR-RL is designed to exceed the unity 
voltage gain of the differential circuit. The WR-RL ratio can 
then be optimized using (6). Fig. 10 shows the dependence of 
toggle frequencies on MS-FF gate-width calculated from (6) 
and a SPICE simulation. These results agree well, so the design 
methodology based on the proposed analytical delay time 
expressions are applicable to LSCFL MS-FF circuit design. 
The HLO-FF circuit design should optimize one more 
parameter, the gate-width ratio of reading circuit and latching 
circuit (WLIWR) after MS-FF circuit design. This parameter 
impacts the maximum operating speed and minimum operating 
speed, which define HLO-FF operation as either dynamic or 
static. The maximum operating speed can be estimated using 
(8) as above mentioned. The minimum operating speed can be 
also estimated using (10) and AV with the assumption that 
minimum operation is realized when the logic swing of the 
latching circuit becomes less than AV. 
S.F. : Source Follower 
Fig. 1 1 .  Block diagram of decision circuit. 
Iv.  CIRCUIT DESIGN AND FABRICATION 
In order to confirm the proposed design methodology and 
the performance of the HLO-FF decision circuit, we fabricated 
a dynamic decision IC and a HLO-FF decision IC. The block 
diagram of the decision circuit is shown in Fig. 11. It consists 
of a data buffer, a data amplifier, a clock buffer, a flip-flop 
circuit, an output buffer, and an output driver. The difference 
between the dynamic decision IC and the static one is only the 
flip-flop circuit. Inputs and outputs were terminated to ground 
with 50 and 100 0 on-chip resistors, respectively. The S C E  
interface [8] was adopted for receiving clean waveforms and 
transmitting waveforms with fast rise/fall times. The power 
supply voltage was -3.5 V. The product Wg- RL is designed 
for 10 000 pm.0 to achieve proper switching with efficient 
voltage margin. The gate-width of the reading circuit was set 
at 50 pm from Fig. 10. The gate-width ratios of the dyanamic 
flip-flop and HLO-FF were 0.0 and 0.4, respectively. 
These IC’s were fabricated using the 0.2-pm gate length 
SAINT (Self-aligned Implantation for N+ layer Technology) 
process [9] based on conventional optical lithography and ion 
implantation for easy implementation as commercial products. 
The typical cutoff frequency f~ for the 0.2-pm FET was 50 
GHz, and the transconductance was 400 mS/mm. A micropho- 
tograph of the HLO-FF decision IC is shown in Fig. 12. The 
chip size is 2 mm x 2 nun. 
v. EXPERIMENTAL RESULTS 
These IC’s were tested on-wafer with RF probes with a 
single phase clock signal fed to the clock input. A pulse pattern 
generator and an error detector were used for testing up to 10 
Gb/s. Over 10 Gb/s, we used a GaAs MESFET selector module 
[ 101 for input data signal generation and a GaAs MESFET D- 
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Fig. 12. A microphotograph of the HLO-FF decision IC. 
FF IC [ l  11 for demultiplexing the output signal of the device 
under test. For these measurements, we adopted a word length 
of 231 - 1 PRBS signal and a bit error rate of less than 1 
The dynamic decision IC and the HLO-FF decision IC 
stably operated from 14 Gb/s to 20 Gb/s and from 3 Gb/s to 19 
Gb/s, respectively. These operating speeds were. approximately 
45% faster than the D-FF IC based on conventional MS- 
FF with the same MESFET's [ l l ] .  Fig. 13 shows operating 
waveforms of the HLO-FF decision circuit at 19 Gb/s. Good 
eye opening was obtained. Fig. 14 shows input sensitivity and 
phase margin of these IC's. The dynamic and static decision 
IC's dissipated 1.4 and 1.5 W, respectively. 
Fig. 3 also shows experimental values and SPICE simula- 
tion results of decision circuit operating speed. The SPICE 
simulation results agree well with the experimental results. 




The high-speed operation mechanism of the HLO-FF is 
revealed by newly proposed analytical propagation delay time 
expressions for GaAs LSCFL MS-FF and HLO-FF. Its high- 
speed operation comes from not only reduced parasitic ca- 
pacitance due to transistor gate-width shortening (latching 
circuit), but also the cross point shift effect. We also proposed 
a design methodology for MS-FF and HLO-FF using these 
delay expressions. The fabrication and testing of two types 
of decision circuit confirmed that our design methodology is 
applicable to flip-flop circuit design. In order to realize a high- 
speed decision circuit, we applied HLO-FF to the decision 
circuit. The static HLO-FF decision circuit using 0.2-pm GaAs 
MESFET's operated up to 19 Gb/s, which is approximately 
45% faster than conventional static MS-FF with the same 
input 
output 
( 20 pddiv., 400 mVldiv. ) 
Fig. 13. Operating wave forms at 19 Gb/s. 
0 5 10 15 20 25 
BitRate (Gbls) 
Fig. 14. Input sensitivity and phase margin of the decision IC's. 
process. The HLO-FF is applicable to high bit rate decision 
IC's. 
APPENDIX 
From Fig. 6(a), circuit equations for the switch part are 
given by following equations: 
vgs - V ~ T Z  + S. Rg(C) . Cgs(C) . V g S  
+ S. Rg(C) . Cgd(C) . (vgs - V O U ~ )  = 0. 
V O U ~  + gm(C) . RL * vgs + [gds(C) + gds(L)] 
(A-1) 
. R L  , vout + s . RL 
. [Cds(C) + Cgd(L) + Cds(L)] .VOUt 
+ s . R L  * Cgd(C) * ( V O U ~  - Vgs) = 0. (A-2) 
From these equations, the transfer function A(s)  for the switch 
part is introduced as the following equation: 
4 s )  = {g" - s .  C9d(C)}/  
((1 + 3 .  [Cgd(C) + Cgs(C)I+ R d C ) )  
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I + s .  [Cgd(C) + Cds(C) + Cgd(L) + Cds(L)] 
+ s .  Cgd(C) .  R g ( C ) .  gm(C) 
- s2 . Cgd(C)2 . R g ( C ) > .  64-31 
The transfer function B(s)  for the source follower part is 
introduced by the same procedure as for the switch part 
transfer function A(s ) .  Here, output voltage of the switch part 
is considered as a Thevenin voltage source with an internal 
resistance RL to the source follower part as shown in Fig. 
6(b). B(s)  is expressed by the following equation: 
1 + s .  [Cgs(F) + Cds(F)  + CL] 
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